

1 ~~Sub~~ 1. An asymmetric digital subscriber loop modem
2 comprising:

3 an integrated circuit;

4 an analog-to-digital converter contained in said
5 integrated circuit, said converter producing data at a
6 relatively higher data rate;

7 a device contained in said circuit and coupled to
8 said analog-to-digital converter, said device reducing the
9 higher data rate data from the analog-to-digital converter
10 to a lower data rate; and

11 a multiplexer that multiplexes said lower data
12 rate data and control information and transmits said data
13 and control information externally of said integrated
14 circuit.

1 2. The modem of claim 1 including a second
2 integrated circuit, said second integrated circuit
3 including a de-multiplexer that de-multiplexes said lower
4 data rate data and said control information.

1 3. The modem of claim 1 wherein said device includes
2 a decimation filter.

1 4. The method of claim 3 wherein said integrated
2 circuit includes a analog filter coupled to said analog-to-

3 digital converter in turn coupled to said decimation filter
4 in turn coupled to said multiplexer.

1 5. The modem of claim 1 wherein said integrated
2 circuit further includes a demultiplexer coupled to a
3 device that increases the data rate of data received by
4 said demultiplexer, said device that increases the data
5 rate being coupled to a digital-to-analog converter.

1 6. The modem of claim 5 wherein said device for
2 increasing the data rate includes an interpolation filter.

1 7. The modem of claim 1 wherein said integrated
2 circuit includes both a receiver section and a transmitter
3 section.

1 8. The modem of claim 1 including a second
2 integrated circuit having a receiver section coupled to
3 receive said lower data rate data and control information
4 from said integrated circuit.

1 9. The modem of claim 8 wherein said second
2 integrated circuit implements discrete multi-tone
3 modulation.

1 10. The modem of claim 9 wherein said second
2 integrated circuit provides digital signal processing.

1 11. The modem of claim 9 wherein said second
2 integrated circuit includes a fast Fourier transformer and
3 a line decoder.

1 12. The modem of claim 1 including a second
2 integrated circuit, said second integrated circuit
3 including a line encoder which produces data at a
4 relatively higher data rate and a device coupled to said
5 line encoder that produces data at a relatively lower data
6 rate, said device being coupled to a serializer which
7 transmits said data to said integrated circuit.

1 13. The modem of claim 12 wherein said device is an
2 inverse fast Fourier transformer.

1 14. A method comprising:
2 receiving analog data on a first integrated
3 circuit device;
4 converting said analog data to digital format;
5 decreasing the data rate of said data;
6 serializing said data; and
7 transmitting said data to a second integrated
8 circuit device.

1 15. The method of claim 14 wherein reducing the data
2 rate of said digital data includes decimating said digital
3 data.

1 16. The method of claim 15 wherein serializing said
2 data includes multiplexing said data with control
3 information.

1 17. The method of claim 16 further including
2 receiving said data on said second integrated circuit and
3 de-serializing said data.

1 18. The method of claim 17 including increasing the
2 data rate of said data on said second integrated circuit.

1 19. The method of claim 18 wherein increasing said
2 data rate includes fast fourier transforming said data.

1 20. The method of claim 14 further including
2 receiving digital data for transmission by said first chip
3 and increasing the data rate of said data.

1 21. The method of claim 20 wherein increasing said
2 data rate includes interpolating said data.

1 22. The method of claim 21 including converting said
2 interpolated data to an analog format signal.

1 23. An asymmetric digital subscriber loop modem
2 comprising:

3 a first integrated circuit including an analog-
4 to-digital converter, a device to reduce the data rate from
5 the analog-to-digital converter to a lower data rate, and a
6 serializer; and

7 a second integrated circuit, said serializer
8 transmitting said lower data rate data from said first
9 integrated circuit to said second integrated circuit, said
10 second integrated circuit including a de-serializer that
11 receives said lower data rate data from said first
12 integrated circuit and transmits said data to a device for
13 demodulating said data.

1 24. The modem of claim 23 wherein said second
2 integrated circuit includes a modulating circuit which
3 decreases the data rate of digital data and a serializer
4 which transmits said decreased data rate data to said first
5 integrated circuit, said first integrated circuit including
6 a de-serializer that receives said modulated data, said de-
7 serializer coupled to a device that increases the data rate
8 of said data, said device coupled to a digital-to-analog
9 converter.

1 25. The modem of claim 23 wherein said device on said
2 first integrated circuit for decreasing the data rate of
3 said data is a decimation filter.

1 26. The modem of claim 24 wherein said device that
2 increases the data rate on said first integrated circuit is
3 an interpolation filter.

1 27. The modem of claim 24 wherein said modulating
2 circuit includes an inverse fast Fourier transformer.

1 28. The modem of claim 23 wherein said modem is a
2 splitterless remote modem.

1 29. The modem of claim 23 wherein said serializer
2 multiplexes lower data rate data and control information.

1 30. The modem of claim 23 wherein lower data rate
2 data is transmitted in two directions between said first
3 and second integrated circuits.